VCVTPS2PH—Convert Single-Precision FP value to 16-bit FP value

Opcode/Instruction Op /En 64/32 bit Mode Support CPUID Feature Flag Description

VEX.128.66.0F3A.W0 1D 1D/r ib

VCVTPS2PH xmm1/m64, xmm2, imm8

 MRI V/V F16C Convert four packed single-precision floating-point values in xmm2 to packed half-precision (16-bit) floating-point values in xmm1/m64. Imm8 provides rounding controls.

VEX.256.66.0F3A.W0 1D1D /r ib

VCVTPS2PH xmm1/m128, ymm2, imm8

 MRI V/V F16C Convert eight packed single-precision floating-point values in ymm2 to packed half-precision (16-bit) floating-point values in xmm1/m128. Imm8 provides rounding controls.

EVEX.128.66.0F3A.W0 1D1D /r ib

VCVTPS2PH xmm1/m64 {k1}{z}, xmm2, imm8

 HVM V/V

AVX512VL

AVX512F

 Convert four packed single-precision floating-point values in xmm2 to packed half-precision (16-bit) floating-point values in xmm1/m64. Imm8 provides rounding controls.

EVEX.256.66.0F3A.W0 1D1D /r ib

VCVTPS2PH xmm1/m128 {k1}{z}, ymm2, imm8

 HVM V/V

AVX512VL

AVX512F

 Convert eight packed single-precision floating-point values in ymm2 to packed half-precision (16-bit) floating-point values in xmm1/m128. Imm8 provides rounding controls.

EVEX.512.66.0F3A.W0 1D1D /r ib

VCVTPS2PH ymm1/m256 {k1}{z}, zmm2{sae}, imm8

 HVM V/V AVX512F Convert sixteen packed single-precision floating-point values in zmm2 to packed half-precision (16-bit) floating-point values in ymm1/m256. Imm8 provides rounding controls.

Instruction Operand Encoding

Op/En Operand 1 Operand 2 Operand 3 Operand 4
MRI ModRM:r/m (w) ModRM:reg (r) Imm8 NA
HVM ModRM:r/m (w) ModRM:reg (r) Imm8 NA

Description

Convert packed single-precision floating values in the source operand to half-precision (16-bit) floating-point values and store to the destination operand. The rounding mode is specified using the immediate field (imm8).

Underflow results (i.e., tiny results) are converted to denormals. MXCSR.FTZ is ignored. If a source element is denormal relative to the input format with DM masked and at least one of PM or UM unmasked; a SIMD exception will be raised with DE, UE and PE set.

VCVTPS2PH xmm1/mem64, xmm2, imm8 127 96 95 64 63 32 31 0 VS3 VS2 VS1 VS0 xmm2 convert convert convert convert 127 96 95 64 63 48 47 32 31 16 15 0 VH3 VH2 VH1 VH0 xmm1/mem64

Figure 5-7. VCVTPS2PH (128-bit Version)

The immediate byte defines several bit fields that control rounding operation. The effect and encoding of the RC field are listed in Table 5-3.

Table 5-3. Immediate Byte Encoding for 16-bit Floating-Point Conversion Instructions

Bits Field Name/value Description Comment
Imm[1:0] RC=00B Round to nearest even If Imm[2] = 0
RC=01B Round down
RC=10B Round up
RC=11B Truncate
Imm[2] MS1=0 Use imm[1:0] for rounding Ignore MXCSR.RC
MS1=1 Use MXCSR.RC for rounding
Imm[7:3] Ignored Ignored by processor

VEX.128 version: The source operand is a XMM register. The destination operand is a XMM register or 64-bit memory location. If the destination operand is a register then the upper bits (MAX_VL-1:64) of corresponding register are zeroed.

VEX.256 version: The source operand is a YMM register. The destination operand is a XMM register or 128-bit memory location. If the destination operand is a register, the upper bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

Note: VEX.vvvv and EVEX.vvvv are reserved (must be 1111b).

EVEX encoded versions: The source operand is a ZMM/YMM/XMM register. The destination operand is a YMM/XMM/XMM (low 64-bits) register or a 256/128/64-bit memory location, conditionally updated with writemask k1. Bits (MAX_VL-1:256/128/64) of the corresponding destination register are zeroed.

Operation

vCvt_s2h(SRC1[31:0])

{

IF Imm[2] = 0

THEN

; using Imm[1:0] for rounding control, see Table 5-3

RETURN Cvt_Single_Precision_To_Half_Precision_FP_Imm(SRC1[31:0]);

ELSE

; using MXCSR.RC for rounding control

RETURN Cvt_Single_Precision_To_Half_Precision_FP_Mxcsr(SRC1[31:0]);

FI;

}

VCVTPS2PH (EVEX encoded versions) when dest is a register

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j (cid:197) 0 TO KL-1

i (cid:197) j * 16

k (cid:197) j * 32

IF k1[j] OR *no writemask*

THEN DEST[i+15:i] (cid:197)

vCvt_s2h(SRC[k+31:k])

ELSE

IF *merging-masking*

; merging-masking

THEN *DEST[i+15:i] remains unchanged*

ELSE

; zeroing-masking

DEST[i+15:i] (cid:197) 0

FI

FI;

ENDFOR

DEST[MAX_VL-1:VL/2] (cid:197) 0

VCVTPS2PH (EVEX encoded versions) when dest is memory

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j (cid:197) 0 TO KL-1

i (cid:197) j * 16

k (cid:197) j * 32

IF k1[j] OR *no writemask*

THEN DEST[i+15:i] (cid:197)

vCvt_s2h(SRC[k+31:k])

ELSE

*DEST[i+15:i] remains unchanged*

; merging-masking

FI;

ENDFOR

VCVTPS2PH (VEX.256 encoded version)

DEST[15:0] (cid:197)vCvt_s2h(SRC1[31:0]);

DEST[31:16] (cid:197)vCvt_s2h(SRC1[63:32]);

DEST[47:32] (cid:197)vCvt_s2h(SRC1[95:64]);

DEST[63:48] (cid:197)vCvt_s2h(SRC1[127:96]);

DEST[79:64] (cid:197)vCvt_s2h(SRC1[159:128]);

DEST[95:80] (cid:197)vCvt_s2h(SRC1[191:160]);

DEST[111:96] (cid:197)vCvt_s2h(SRC1[223:192]); DEST[127:112] (cid:197)vCvt_s2h(SRC1[255:224]);

DEST[MAX_VL-1:128] (cid:197) 0

VCVTPS2PH (VEX.128 encoded version)

DEST[15:0] (cid:197)vCvt_s2h(SRC1[31:0]);

DEST[31:16] (cid:197)vCvt_s2h(SRC1[63:32]);

DEST[47:32] (cid:197)vCvt_s2h(SRC1[95:64]); DEST[63:48] (cid:197)vCvt_s2h(SRC1[127:96]);

DEST[MAX_VL-1:64] (cid:197) 0

Flags Affected

None

Intel C/C++ Compiler Intrinsic Equivalent

VCVTPS2PH __m256i _mm512_cvtps_ph(__m512 a);

VCVTPS2PH __m256i _mm512_mask_cvtps_ph(__m256i s, __mmask16 k,__m512 a);

VCVTPS2PH __m256i _mm512_maskz_cvtps_ph(__mmask16 k,__m512 a);

VCVTPS2PH __m256i _mm512_cvt_roundps_ph(__m512 a, const int imm);

VCVTPS2PH __m256i _mm512_mask_cvt_roundps_ph(__m256i s, __mmask16 k,__m512 a, const int imm);

VCVTPS2PH __m256i _mm512_maskz_cvt_roundps_ph(__mmask16 k,__m512 a, const int imm);

VCVTPS2PH __m128i _mm256_mask_cvtps_ph(__m128i s, __mmask8 k,__m256 a);

VCVTPS2PH __m128i _mm256_maskz_cvtps_ph(__mmask8 k,__m256 a);

VCVTPS2PH __m128i _mm_mask_cvtps_ph(__m128i s, __mmask8 k,__m128 a);

VCVTPS2PH __m128i _mm_maskz_cvtps_ph(__mmask8 k,__m128 a);

VCVTPS2PH __m128i _mm_cvtps_ph ( __m128 m1, const int imm);

VCVTPS2PH __m128i _mm256_cvtps_ph(__m256 m1, const int imm);

SIMD Floating-Point Exceptions

Invalid, Underflow, Overflow, Precision, Denormal (if MXCSR.DAZ=0);

Other Exceptions

VEX-encoded instructions, see Exceptions Type 11 (do not report #AC);
EVEX-encoded instructions, see Exceptions Type E11.
If VEX.W=1.
If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.