| Opcode/Instruction | Op/En | 64/32 bit Mode Support | CPUID Feature Flag | Description |
|---|---|---|---|---|
|
0F F6 /r1 PSADBW mm1, mm2/m64 |
RM | V/V | SSE | Computes the absolute differences of the packed unsigned byte integers from mm2 /m64 and mm1; differences are then summed to produce an unsigned word integer result. |
|
66 0F F6 /r PSADBW xmm1, xmm2/m128 |
RM | V/V | SSE2 | Computes the absolute differences of the packed unsigned byte integers from xmm2 /m128 and xmm1; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results. |
|
VEX.NDS.128.66.0F.WIG F6 /r VPSADBW xmm1, xmm2, xmm3/m128 |
RVM | V/V | AVX | Computes the absolute differences of the packed unsigned byte integers from xmm3 /m128 and xmm2; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results. |
|
VEX.NDS.256.66.0F.WIG F6 /r VPSADBW ymm1, ymm2, ymm3/m256 |
RVM | V/V | AVX2 | Computes the absolute differences of the packed unsigned byte integers from ymm3 /m256 and ymm2; then each consecutive 8 differences are summed separately to produce four unsigned word integer results. |
|
EVEX.NDS.128.66.0F.WIG F6 /r VPSADBW xmm1, xmm2, xmm3/m128 |
FVM | V/V |
AVX512VL AVX512BW |
Computes the absolute differences of the packed unsigned byte integers from xmm3 /m128 and xmm2; then each consecutive 8 differences are summed separately to produce four unsigned word integer results. |
|
EVEX.NDS.256.66.0F.WIG F6 /r VPSADBW ymm1, ymm2, ymm3/m256 |
FVM | V/V |
AVX512VL AVX512BW |
Computes the absolute differences of the packed unsigned byte integers from ymm3 /m256 and ymm2; then each consecutive 8 differences are summed separately to produce four unsigned word integer results. |
|
EVEX.NDS.512.66.0F.WIG F6 /r VPSADBW zmm1, zmm2, zmm3/m512 |
FVM | V/V | AVX512BW | Computes the absolute differences of the packed unsigned byte integers from zmm3 /m512 and zmm2; then each consecutive 8 differences are summed separately to produce four unsigned word integer results. |
NOTES:
1. See note in Section 2.4, “AVX and SSE Instruction Exception Specification” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.
| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |
| FVM | ModRM:reg (w) | EVEX.vvvv | ModRM:r/m (r) | NA |
Computes the absolute value of the difference of 8 unsigned byte integers from the source operand (second
operand) and from the destination operand (first operand). These 8 differences are then summed to produce an unsigned word integer result that is stored in the destination operand. Figure 4-14 shows the operation of the PSADBW instruction when using 64-bit operands.
When operating on 64-bit operands, the word integer result is stored in the low word of the destination operand, and the remaining bytes in the destination operand are cleared to all 0s.
When operating on 128-bit operands, two packed results are computed. Here, the 8 low-order bytes of the source and destination operands are operated on to produce a word result that is stored in the low word of the destination operand, and the 8 high-order bytes are operated on to produce a word result that is stored in bits 64 through 79 of the destination operand. The remaining bytes of the destination operand are cleared.
For 256-bit version, the third group of 8 differences are summed to produce an unsigned word in bits[143:128] of the destination register and the fourth group of 8 differences are summed to produce an unsigned word in bits[207:192] of the destination register. The remaining words of the destination are set to 0.
For 512-bit version, the fifth group result is stored in bits [271:256] of the destination. The result from the sixth group is stored in bits [335:320]. The results for the seventh and eighth group are stored respectively in bits [399:384] and bits [463:447], respectively. The remaining bits in the destination are set to 0.
In 64-bit mode and not encoded by VEX/EVEX prefix, using a REX prefix in the form of REX.R permits this instruc-tion to access additional registers (XMM8-XMM15).
Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register.
128-bit Legacy SSE version: The first source operand and destination register are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding ZMM destination register remain unchanged.
VEX.128 and EVEX.128 encoded versions: The first source operand and destination register are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corre-sponding ZMM register are zeroed.
VEX.256 and EVEX.256 encoded versions: The first source operand and destination register are YMM registers. The second source operand is an YMM register or a 256-bit memory location. Bits (MAX_VL-1:256) of the corre-sponding ZMM register are zeroed.
EVEX.512 encoded version: The first source operand and destination register are ZMM registers. The second source operand is a ZMM register or a 512-bit memory location.
VPSADBW (EVEX encoded versions)
VL = 128, 256, 512
TEMP0 (cid:197) ABS(SRC1[7:0] - SRC2[7:0])
(* Repeat operation for bytes 1 through 15 *)
TEMP15 (cid:197) ABS(SRC1[127:120] - SRC2[127:120])
DEST[15:0] (cid:197)SUM(TEMP0:TEMP7)
DEST[63:16] (cid:197) 000000000000H
DEST[79:64] (cid:197) SUM(TEMP8:TEMP15)
DEST[127:80] (cid:197) 00000000000H
IF VL >= 256
(* Repeat operation for bytes 16 through 31*)
TEMP31 (cid:197) ABS(SRC1[255:248] - SRC2[255:248])
DEST[143:128] (cid:197)SUM(TEMP16:TEMP23)
DEST[191:144] (cid:197) 000000000000H
DEST[207:192] (cid:197) SUM(TEMP24:TEMP31)
DEST[223:208] (cid:197) 00000000000H
FI;
IF VL >= 512
(* Repeat operation for bytes 32 through 63*)
TEMP63 (cid:197) ABS(SRC1[511:504] - SRC2[511:504])
DEST[271:256] (cid:197)SUM(TEMP0:TEMP7)
DEST[319:272] (cid:197) 000000000000H
DEST[335:320] (cid:197) SUM(TEMP8:TEMP15)
DEST[383:336] (cid:197) 00000000000H
DEST[399:384] (cid:197)SUM(TEMP16:TEMP23)
DEST[447:400] (cid:197) 000000000000H
DEST[463:448] (cid:197) SUM(TEMP24:TEMP31)
DEST[511:464] (cid:197) 00000000000H
FI;
DEST[MAX_VL-1:VL] (cid:197) 0
VPSADBW (VEX.256 encoded version)
TEMP0 (cid:197) ABS(SRC1[7:0] - SRC2[7:0]) (* Repeat operation for bytes 2 through 30*) TEMP31 (cid:197) ABS(SRC1[255:248] - SRC2[255:248]) DEST[15:0] (cid:197)SUM(TEMP0:TEMP7) DEST[63:16] (cid:197) 000000000000H DEST[79:64] (cid:197) SUM(TEMP8:TEMP15) DEST[127:80] (cid:197) 00000000000H DEST[143:128] (cid:197)SUM(TEMP16:TEMP23) DEST[191:144] (cid:197) 000000000000H DEST[207:192] (cid:197) SUM(TEMP24:TEMP31) DEST[223:208] (cid:197) 00000000000H DEST[MAX_VL-1:256] (cid:197) 0
VPSADBW (VEX.128 encoded version)
TEMP0 (cid:197) ABS(SRC1[7:0] - SRC2[7:0]) (* Repeat operation for bytes 2 through 14 *) TEMP15 (cid:197) ABS(SRC1[127:120] - SRC2[127:120]) DEST[15:0] (cid:197)SUM(TEMP0:TEMP7) DEST[63:16] (cid:197) 000000000000H DEST[79:64] (cid:197) SUM(TEMP8:TEMP15) DEST[127:80] (cid:197) 00000000000H DEST[MAX_VL-1:128] (cid:197) 0
PSADBW (128-bit Legacy SSE version)
TEMP0 (cid:197) ABS(DEST[7:0] - SRC[7:0]) (* Repeat operation for bytes 2 through 14 *) TEMP15 (cid:197) ABS(DEST[127:120] - SRC[127:120]) DEST[15:0] (cid:197)SUM(TEMP0:TEMP7) DEST[63:16] (cid:197) 000000000000H DEST[79:64] (cid:197) SUM(TEMP8:TEMP15) DEST[127:80] (cid:197) 00000000000 DEST[MAX_VL-1:128] (Unmodified)
PSADBW (64-bit operand)
TEMP0 (cid:197) ABS(DEST[7:0] - SRC[7:0]) (* Repeat operation for bytes 2 through 6 *) TEMP7 (cid:197) ABS(DEST[63:56] - SRC[63:56]) DEST[15:0] (cid:197)SUM(TEMP0:TEMP7) DEST[63:16] (cid:197) 000000000000H
Intel C/C++ Compiler Intrinsic Equivalent
VPSADBW __m512i _mm512_sad_epu8( __m512i a, __m512i b) PSADBW:__m64 _mm_sad_pu8(__m64 a,__m64 b) (V)PSADBW:__m128i _mm_sad_epu8(__m128i a, __m128i b) VPSADBW:__m256i _mm256_sad_epu8( __m256i a, __m256i b)
None.
None.
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4NF.nb.